Working with the Slope - Falling Edge Design Rule on a PCB in Altium Designer

Created: марта 17, 2022 | Updated: марта 18, 2022 | Applies to version: 21

This document is no longer available beyond version 21. Information can now be found here: Slope - Falling Edge Rule for version 25

Примечание

Набор доступных функций зависит от вашего уровня доступа к продуктам Altium. Ознакомьтесь с функциями, включенными в различные уровни Подписки на ПО Altium, и функциональными возможностями приложений, предоставляемых платформой Altium 365.

Если вы не видите в своем ПО функцию, описанную здесь, свяжитесь с отделом продаж Altium, чтобы узнать больше.

Rule category: Signal Integrity

Rule classification: Unary

Summary Copy Link Copied

This rule specifies the maximum allowable slope time on the falling edge of the signal. Falling edge slope is the time it takes for a signal to fall from the threshold voltage (VT), to a valid low (VIL). Constraints.

All design rules are created and managed within the PCB Rules and Constraints Editor dialog. For a high-level view of working with the design rules system, see Defining, Scoping & Managing PCB Design Rules.

Constraints Copy Link Copied

Default constraints for the Slope - Falling Edge rule.

Maximum (seconds) - the value for the maximum permissible falling edge slope time.

How Duplicate Rule Contentions are Resolved Copy Link Copied

All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expression matches the object(s) being checked.

Rule Application Copy Link Copied

Batch DRC and during Signal Integrity analysis.

If you find an issue, select the text/image and pressCtrl + Enterto send us your feedback.

Версия для печати