Working with the Hole To Hole Clearance Design Rule on a PCB in Altium Designer
This document is no longer available beyond version 21. Information can now be found here: Hole To Hole Clearance Rule for version 25
Набор доступных функций зависит от вашего уровня доступа к продуктам Altium. Ознакомьтесь с функциями, включенными в различные уровни Подписки на ПО Altium, и функциональными возможностями приложений, предоставляемых платформой Altium 365.
Если вы не видите в своем ПО функцию, описанную здесь, свяжитесь с отделом продаж Altium, чтобы узнать больше.
Rule category: Manufacturing
Rule classification: Binary
Summary Copy Link Copied
This rule ensures checking of manufacturing compatibility of drilled holes. When enabled, it will flag any multiple vias / pads at the same location, or overlapping pad / via holes. There is also an option to determine whether stacked micro vias are allowed or not.
Constraints Copy Link Copied
Default constraints for the Hole To Hole Clearance rule.
- Allow Stacked Micro Vias - enable this option to allow micro vias to be stacked.
- Hole To Hole Clearance - the value for the minimum permissible clearance between pad/via holes in the design.
How Duplicate Rule Contentions are Resolved Copy Link Copied
All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expressions match the object(s) being checked.
Rule Application Copy Link Copied
Online DRC and Batch DRC.