Working with the Flight Time - Falling Edge Design Rule on a PCB in Altium Designer
软件的功能取决于您购买的Altium产品级别。您可以比较Altium Designer软件订阅的各个级别中包含的功能,以及通过Altium 365平台提供的应用程序所能实现的功能。
如果您在软件中找不到某个讨论过的功能,请联系Altium销售团队以获取更多信息。
Rule category: Signal Integrity
Rule classification: Unary
Summary Copy Link Copied
This rule specifies the maximum allowable flight time on signal falling edge. Flight time is the signal delay time introduced by the interconnect structure. It is calculated as the time it takes for the signal on the net to fall to the threshold voltage (marking the transition from signal HIGH to signal LOW), less the time it would take for a reference load (connected directly to the output) to fall to the threshold voltage.
Constraints Copy Link Copied
- Maximum (seconds) - the value for the maximum permissible flight time on the falling edge of the signal.
How Duplicate Rule Contentions are Resolved Copy Link Copied
All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expression matches the object(s) being checked.
Rule Application Copy Link Copied
Batch DRC and during Signal Integrity analysis.