Violations Associated with Connections when Validating a Design in Altium Designer

This document is no longer available beyond version 21. Information can now be found here: Violations Associated with Connections for version 25

The Violations Associated with Connections region on the Error Reporting tab of the Project Options dialog
The Violations Associated with Connections region on the Error Reporting tab of the Project Options dialog

Logical, electrical, and drafting awareness in the schematic diagram of your Multi-board Design project can be verified during design project verification according to rules defined as part of the options for the design project – on the Error Reporting tab of the Project Options dialog.

Violations associated with Multi-board Design projects are only presented after running an Electrical Rules Check (ERC) from the project's Multi-board Schematic document (*.MbsDoc). Do this by choosing the Design » Run ERC command from the main menu.

For more information about creating Multi-board schematics, see the Capturing the Logical System Design page.

The Violations Associated with Connections region on the Error Reporting tab of the Project Options dialog allows specifying the severity level associated with check of connection-related violations that can exist in source documents when validating a Multi-board project. Use the following collapsible sections to access information on each violation available in this region.

If you find an issue, select the text/image and pressCtrl + Enterto send us your feedback.
참고

Altium 제품에 접근할 수 있는 레벨에 따라 사용할 수 있는 기능이 달라집니다. 다양한 레벨의 Altium Designer Software Subscription에 포함된 기능과 Altium 365 플랫폼에서 제공하는 애플리케이션을 통해 제공되는 기능을 비교해보세요.

소프트웨어에서 논의된 기능을 찾을 수 없는 경우, Altium 영업팀에 문의하여 자세한 정보를 확인해주세요.