Working with the Signal Top Value Design Rule on a PCB in Altium Designer
This document is no longer available beyond version 21. Information can now be found here: Signal Top Value Rule for version 25
Altium ์ ํ์ ์ ๊ทผํ ์ ์๋ ๋ ๋ฒจ์ ๋ฐ๋ผ ์ฌ์ฉํ ์ ์๋ ๊ธฐ๋ฅ์ด ๋ฌ๋ผ์ง๋๋ค. ๋ค์ํ ๋ ๋ฒจ์ Altium Designer Software Subscription์ ํฌํจ๋ ๊ธฐ๋ฅ๊ณผ Altium 365 ํ๋ซํผ์์ ์ ๊ณตํ๋ ์ ํ๋ฆฌ์ผ์ด์ ์ ํตํด ์ ๊ณต๋๋ ๊ธฐ๋ฅ์ ๋น๊ตํด๋ณด์ธ์.
์ํํธ์จ์ด์์ ๋ ผ์๋ ๊ธฐ๋ฅ์ ์ฐพ์ ์ ์๋ ๊ฒฝ์ฐ, Altium ์์ ํ์ ๋ฌธ์ํ์ฌ ์์ธํ ์ ๋ณด๋ฅผ ํ์ธํด์ฃผ์ธ์.
Rule category: Signal Integrity
Rule classification: Unary
Summary Copy Link Copied
This rule specifies the minimum voltage level that a signal can settle to in the high state (the top value).
Constraints Copy Link Copied
Default constraints for the Signal Top Value rule.
- Minimum (Volts) - the value for the minimum permissible top value voltage.
How Duplicate Rule Contentions are Resolved Copy Link Copied
All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expression matches the object(s) being checked.
Rule Application Copy Link Copied
Batch DRC and during Signal Integrity analysis.