Working with the Undershoot - Rising Edge Design Rule on a PCB in Altium Designer

This document is no longer available beyond version 21.0. Information can now be found here: Undershoot - Rising Edge Rule for version 25

 

Rule category: Signal Integrity

Rule classification: Unary

Summary

This rule specifies the maximum allowable undershoot (ringing below the top value) on the rising edge of the signal.

All design rules are created and managed within the PCB Rules and Constraints Editor dialog. For a high-level view of working with the design rules system, see Defining, Scoping & Managing PCB Design Rules.

Constraints

Default constraints for the Undershoot - Rising Edge rule.Default constraints for the Undershoot - Rising Edge rule.

  • Maximum (Volts) - the value for the maximum permissible undershoot on the rising edge of the signal.

How Duplicate Rule Contentions are Resolved

All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expression matches the object(s) being checked.

Rule Application

Batch DRC and during Signal Integrity analysis.

If you find an issue, select the text/image and pressCtrl + Enterto send us your feedback.
注記

利用できる機能は、Altium 製品のアクセスレベルによって異なります。Altium Designer ソフトウェア サブスクリプション の様々なレベルに含まれる機能と、Altium 365 プラットフォーム で提供されるアプリケーションを通じて提供される機能を比較してください。

ソフトウェアの機能が見つからない場合は、Altium の営業担当者に連絡して 詳細を確認してください。

Content