Violations Associated with Connections when Validating a Design in Altium Designer

您正在阅读的是 19.1. 版本。关于最新版本,请前往 Violations Associated with Connections when Validating a Design in Altium Designer 阅读 21 版本

The Violations Associated with Connections region on the Error Reporting tab of the Project Options dialog
The Violations Associated with Connections region on the Error Reporting tab of the Project Options dialog

Logical, electrical, and drafting awareness in the schematic diagram of your Multi-board Design project can be verified during design project verification according to rules defined as part of the options for the design project – on the Error Reporting tab of the Project Options dialog.

Violations associated with Multi-board Design projects are only presented after running an Electrical Rules Check (ERC) from the project's Multi-board Schematic document (*.MbsDoc). Do this by choosing the Design » Run ERC command from the main menu.

For more information about creating Multi-board schematics, see the Capturing the Logical System Design page.

The Violations Associated with Connections region on the Error Reporting tab of the Project Options dialog allows specifying the severity level associated with check of connection-related violations that can exist in source documents when validating a Multi-board project. Use the following collapsible sections to access information on each violation available in this region.

If you find an issue, select the text/image and pressCtrl + Enterto send us your feedback.

软件的功能取决于您购买的Altium产品级别。您可以比较Altium Designer软件订阅的各个级别中包含的功能,以及通过Altium 365平台提供的应用程序所能实现的功能。

如果您在软件中找不到某个讨论过的功能,请联系Altium销售团队以获取更多信息。